Staff Engineer, VLSI Design Engineering (SOC Verification, UVM) with 8 to 12 years of experience

Job Description Job responsibilities: Lead the development and execution of comprehensive test plans, verification strategies, and verification infrastructure for complex IP blocks, sub-systems, and SoC designs Design and implement verification environments using industry-standard UVM (Universal Ver