Senior Staff Engineer- DFT

Key Responsibilities Own and execute hierarchical scan insertion and ATPG flows for SoCs/MCUs Integrate and verify MBIST at RTL level across various memory instances Enable LBIST integration, RTL and gate-level coverage analysis, and GLS (Gate-Level Simulation) Implement and verify IEEE1149.1 (JTAG)